Abstract-Modular multilevel converters are increasingly being considered or used for various medium voltage applications. Multiple control methods have been proposed for the control of the direct to three-phase modular multilevel converter. They differ one from another in the way the capacitor voltage ripples are handled, i.e., either neglected, estimated, reconstructed by filtering or measured. This has implications on the performance level that can be obtained. This paper provides insights on the advantages and drawbacks of each control method, in inverter and rectifier mode, with a fair and thorough assessment supported by extensive simulations, with converter ratings that are realistic for medium voltage applications. Finally, this works highlights the impact of the higher dynamics for medium voltage direct current (dc) applications compared to high voltage dc ones on the choice of the control method.
Branch equivalent capacitance (C br = C cell /N cells ).
I. INTRODUCTION

S
INCE its introduction, the modular multilevel converter (MMC) [1] , and especially its control and modulation methods, received a lot of attention from the researchers and the industry. It made quickly its way to market for point-to-point high voltage dc (HVdc) transmission [2] , due to clear advantages over the line-commutated inverters and two-or three-level voltage-source converters (VSCs). The key features of an MMC are the modularity, provided by a basic cell allowing for straightforward voltage scalability, as well as the absence of a centralized direct current (dc) link capacitor, replaced by distributed capacitors in the cells.
Nowadays, more and more applications in the medium voltage (MV) range are emerging, with, for example, STATCOMs [3] , railway supply with static frequency converters, e.g., threephase 50 Hz to single-phase 16.7 Hz, [4] , [5] , drives [6] , [7] , onshore power supply [8] , MVdc transmission, for power levels up to 150 MW over 200 km and 50 kV dc [9] , [10] , etc. At their heart is a modular structure, with multiple branches (or chain-links) [11] , that offer an increased level of performance compared to monolithic designs. These were relying on parallel back-to-back converters at much lower voltages (3-5 kV, e.g., 3L NPC) and complex transformer arrangements in order to cancel the low-order switching harmonics, since the voltage scaling is far from being straightforward.
While MMC-based structures can perform various conversions, the scope of this paper is limited to MV dc-alternate current (ac) and ac-dc conversion with a double-star configuration. Numerous control methods have been proposed in the literature [12] - [14] and tailored for specific applications or with a specific shaping of the outer loops to achieve a desired converter behavior. The differences stem from the way the capacitor voltage ripples are handled, i.e., either neglected, estimated, reconstructed by filtering or measured. However, the focus was never set on a comparative benchmark of their achievable performances. The objective of this paper is to fill this gap by providing an insightful and transparent comparison. Several control methods have 0885-8993 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications standards/publications/rights/index.html for more information.
been implemented and extensive simulations are carried out in order to provide a base for an objective discussion, which is summarized in the end. The study presented in the paper is relevant for several reasons. First of all, the MV domain normally considers voltages from 1 to 36 kV ac (or rectified levels for dc). These are significantly lower voltage levels compared to HVdc applications. For a selected rated dc voltage, a branch requires a considerably lower number of cells in MV applications compared to the HV ones. Then, the power flows in the MV distribution grid are becoming increasingly complex, especially when considering all the players (distributed generation, industrial consumers, private end-users). Thus, dynamics are quite different from HV transmission grids or point-to-point HVdc links. An MMC in MV grids faces different challenges compared to situation in HVdc grids. When it comes to requirements, standards have already been edited for marine applications [15] , and a Cigré working group has been created [16] .
The paper is organized as the following. Section II presents the modeling of the dc/3-ac MMC, with the introduction of the relevant notation used throughout the paper. Section III presents a summary of the different control loops, along with their tuning. Section IV discusses the possible ways to obtain the modulation index, which prepares for the extensive benchmark simulations that follow in Section V, since it impacts the presence or absence of some control loops. The comparison is carried both in the inverter mode, where the dc bus is assumed stiff, hence uncontrolled, and in the rectifier mode, where the converter controls the dc-link voltage. A set of performances indices are selected in order to present in a concise manner the tradeoffs and benefits of each control method in the discussion in Section VI. Section VII concludes the paper.
II. DEFINITION OF THE BASIC QUANTITIES
The dc/3-ac MMC scheme is presented in Fig. 1 . Each MMC branch comprises a number of series-connected cells and a branch inductance (the non-coupled case is considered in this paper). The variables in bold denote vectors, e.g.,
T . From the loop equations, the following compact set of differential equations is obtained in (1) shown at the bottom of this page, where I and O are the identity and null matrices, respectively, and
T the vector of modulation indices. Note that matrices with a single subscript are square matrices. By introducing a new set of variables in (2) [17] , a decoupled time-varying state-space model can be obtained in (3) shown at the bottom of this page.
The presented mathematical model is generic, although an equivalent representation is used for the benchmarking, as discussed in Section V-A.
III. MMC CONTROL METHODS
The control of a dc/3-ac MMC is complex and has been extensively treated in various publications. In this work, a cascaded control architecture is adopted. The different loops can be grouped in two sets.
1) The external state variable control: ac grid currents, phaselocked loop (PLL) and dc voltage control (DVC). 2) The internal state variable control: capacitor voltages/stored energy and circulating currents. For the former, all the knowledge from the VSC control can be applied, as from a terminal point of view an MMC behaves similarly as a two-or three-level VSC. For the latter, specific control algorithms have been developed, and these internal control loops are providing some unique attributes. Two operating modes are distinguished, depending on the nature of the source/load connected on the dc side.
1) Inverter mode (also called current source mode): the dcside voltage is assumed to be stiff (i.e., controlled by an other entity), justifying the absence of DVC in the MMC. 2) Rectifier mode (also called voltage source mode): the MMC controls also the dc voltage. The overall control schemes for each operating mode are presented first (cf., Fig. 2 ) and the description of the control loop follows. Fig. 3 ). Depending on the operating mode, either the active power reference P (for the inverter mode) or the dc voltage V B in combination with the direct voltage control (DVC) (for the rectifier mode) is used. In any case, the reactive power component is kept for any grid ancillary/support feature.
The grid current references are determined according to [18] . From power references and grid voltages transformed into αβ frame, current references for the grid current controller are calculated
2) Grid current control (GCC): Either proportional integral (PI) in dq frame(s) or proportional resonant (PR) [19] in an αβ frame are controller structures able to achieve the tracking of the ac grid current references with zero steady-state error.
A PR controller in an αβ frame is used for the simulations presented in the next section. The controller is defined as
where φ h = hω 1 T d (with usually T d = 1.5T s for pulsewidth modulation (PWM) and computation delays). Delays are further discussed in Section V. The selection of the controller gains follows:
The controller bandwidth is selected such that α gcc ≤ 0.1ω s , with ω s the sampling frequency. The result of the controller action is summarized as
where v FF g,αβ is the (low-pass filtered) point of common coupling (PCC) voltage measurement.
3) PLL: The role of the PLL is to achieve a tracking of the grid angle and retrieve the grid frequency. A standard dq-PLL is used, in combination with an optional low-pass filter to get rid of undesired harmonics (i.e., ac part of the dq signals), as shown in Fig. 4 . There is a tradeoff between the filter cutoff frequency and the PLL dynamics. The quadrature component is normalized with the grid voltage to avoid dependency with the grid voltage magnitude. An integral part in the PLL is required in order to properly drive the grid angle error to zero after a frequency variation. The PLL control action is defined as
Note that the PLL has a bandwidth at least one decade lower than the GCC loop.
4) DVC:
A dc voltage controller is only present in the rectifier mode, where the converter is normally expected to regulate the dc voltage. It is preferred to control the dc energy rather than the dc voltage in order to avoid dependency with the dc voltage magnitude [20] . A low-pass filter is added on the measurement to avoid transferring undesired harmonics to the ac grid, which would lead to oscillations in the active power
Note that the correction sign is inverted, since the direction of the currents is reversed for the sake of rectifier conventions.
B. Internal State Variable Control 1) Energy control (EC):
The energy balancing is a control action that ensures an equal distribution of the average stored energy within the converter, i.e., that the energies among the branches are similar [21] . Two mechanisms are present: 1) the horizontal balancing and 2) the vertical balancing. Their control implementations have been widely discussed in the literature: in [14] , the horizontal balancing is performed in dq0 frame at twice the grid frequency, in [22] , the energies are controlled in αβ0 coordinates with PI controllers. The balancing action shall not be visible at any converter terminal, i.e., the balancing process remains unseen from outside the converter. a) Horizontal Balancing: The horizontal balancing ensures an equal partition of the average stored energy among the three phase-legs. It modifies the sharing of the dc current among the phase-legs and interacts with the dc part of the branch voltages, which appears with the same sign for both the positive and negative branches. It leads to identical energy variation for both branches within the same phase-leg. The lowest possible value for v Σ C Σ0 is V B − 2R br I B /3, since for a dc/3-ac MMC it is assumed that there is a sufficient voltage margin between the dc terminal voltage and the maximum ac peak-to-peak voltage. 1 However, in such a case, there is no margin against dc overvoltages. For control purpose and transients handling, there are incentives to increase v Σ C Σ0 . Still, its value shall not be increased too much, since efficiency constraints (higher v
implies higher switching losses) and limitations from the hardware capability (maximum cell voltage) have to be accounted for. The horizontal balancing scheme is presented in Fig. 5 , where the αβ0 frame is selected. The zero-sequence component corresponds to the total EC, while the αβ ones correspond to the energy imbalance between the phase-legs. Hence, the reference for the αβ components is T . The notch filters at fundamental frequency ensure that the controller outputs do not feature fundamental frequency components. This permits the cancellation at the dc terminals of the circulating currents, which is achieved by inducing reactive power flows in the other two phase-legs using the orthogonality principle in the matrix M [23] 
where θ L is the angle of e L . The vertical balancing control scheme is presented in Fig. 6 . The interpretation of the first row of the matrix M is illustrated in Fig. 7 .
The notch filters are implemented with a second-order generalized integrator (SOGI) structure (cf., Fig. 8 . In inverter mode, the zero-sequence reference is fed to the circulating current controller, while in rectifier mode it is fed to the grid current controller. Fig. 6 . Vertical balancing in the abc frame, with notch filter at fundamental frequency and M the matrix that creates reactive power flows in the neighboring phase-legs when a non-zero circulating current for vertical balancing is required in one phase-leg. function
is a frequency adaptive bandpass filter. The quadrature signal qx is discarded and of no use.
2) Circulating Current Control (CCC):
While the control of the circulating currents was not considered in a first place (with very low L br ) [24] , it has become clear that for larger values of L br , also to better control the harmonic content of the branch current and eventually the branch energies, the use of a circulating current controller would be beneficial/mandatory.
The circulating current is known to naturally feature in steady state even harmonics (especially second and fourth harmonics), due to the instantaneous capacitor voltage mismatch between the positive and negative branches, and odd harmonics during transients for the rebalancing of the branch energies (vertical balancing). Consequently, the circulating current controller, in its minimum configuration, should aim at suppressing undesired harmonics in the circulating current. This is what the circulating current suppression controller (CCSC) initially proposed in [25] aims at. The circulating currents can be transformed in a dq frame rotating at −2ω 1 (negative sequence).
Alternatively, the circulating currents are transformed in an αβ frame (the zero sequence responsible for power exchange with the dc terminals is left uncontrolled) and driven to [0 0] T with multiple PR controllers (on second and fourth harmonic for good results, especially with common mode (CM) injection) [26] .
For any control method that does not rely on energy or voltage controllers, the odd harmonics (especially the fundamental) of the circulating current are left uncontrolled. Else, the rebalancing and long term stability would be compromised. For closed-loop modulation, where energy controllers are present, a control of the fundamental circulating current is added for improved vertical balancing performance
It is generally desired to use a filtered active power feedforward (i 
IV. MODULATION INDICES CALCULATION
Normally, as in any converter, the modulation indices are computed with respect to the measured summed branch capacitor voltages. Therefore, eventual low-order harmonics are compensated for. In the case of MMC, it was found that there might be some advantages by not using the measured summed branch capacitor voltages as is, i.e., by replacing the measurements by desired, estimated or filtered values. For these cases, no energy controllers are required. In order to allow the branch energies to self-rebalance, the CCC should not include an integrator on the dc component, nor resonant parts at odd multiples of the fundamental frequency.
The calculation of the modulation indices is performed according to Fig. 10 , with T defined by
A. Methods
1) Direct Modulation:
A formal proof regarding the selfbalancing was presented in [28] . The branch modulation indices are calculated from their desired (dc) average value
where
As a consequence, since the required control action for the CCC is assumed to be small (in steady state), the modulation indices are almost only constructed from the grid voltage component.
2) Open-Loop Control:
The open-loop control was proposed in [12] as an improvement over the direct modulation. The motivation was double: 1) to avoid the measurement delays associated with the retrieval of the summed branch capacitor voltages and 2) to lower the number of exchanged signals between the cells and the central controller. The common denominator from the direct modulation is replaced with the branch capacitor voltage estimates (denoted with. hereafter). Therefore, the ripples are captured effectively in steady state, which is beneficial for harmonic rejection. The branch modulation indices are calculated as
wherev C Σp andv C Σn are obtained from Fig. 11(a) . The bandpass filters are implemented with a low frequency selectivity: α f = 50 rad/s (similar to the PLL bandwidth). Consequently, the filters are not dependent on the frequency retrieved from the PLL, but simply from the center grid frequency ω 1
The formal asymptotic stability proof was provided in [29] . Note that in this case an active damping contribution to the CCC was added, hence the approach is not fully open-loop anymore.
3) Hybrid Voltage Control: Instead of the summed capacitor voltages estimates, the voltage ripples are retrieved from the measurements, while the dc part is selected the same way as for the direct modulation (v F C Σp/n = V C Σ0 +ṽ C Σp/n ). It is a compromise between the direct modulation and open-loop control, since it enables the rejection of harmonics at the terminals and achieves asymptotic stability (proven in [13] ). Since the measurements are used as an input in Fig. 11(b) , delay compensation has to be implemented in the filters
B. Closed-Loop Control
The modulation indices are computed with respect to the actual (measured) summed branch capacitor voltages, which have to be communicated to the central controller
C. Discussion
In HVdc applications, the closed-loop control method clearly suffers from implementation complexity, since all the cell capacitor voltages have to be measured, aggregated, and communicated to the central controller within reasonable time delays. For MVdc applications with a much lower number of cells per branch, this is not considered as a large concern, especially if the branch or phase-leg modulation is performed at an intermediate level, between the cell controller and the central controller. To support this discussion, a decentralized modulation with a closed-loop control of the branch energies has been implemented in [30] . No large penalty from the time delays on the converter dynamics is reported.
V. MVDC BENCHMARK SIMULATIONS
While the presented methods have been reported in the literature, it is very hard to directly compare them, as different groups of authors have used different system ratings or considered different applications. Each control method has been implemented in PLECS. In order to provide a fair comparison of their performances, the converter model and controller parameters are identical among all models, at the exception of the direct modulation without CCC. It is only present to motivate for the use of a CCC. Note that MV applications are expected to feature faster dynamics than the HVdc ones. A connection to a 10 kV dc link is considered. Realistic designs, e.g., based on 
1.7-kV semiconductors for a good tradeoff between conduction and switching losses, would result in around 8 cells per branch.
A. Converter Model
Since the number of cells per branch is reduced compared to HVdc designs, PWM methods with an average cell switching frequency in the range of a few hundreds of Hz is assumed. In order to avoid interactions with the modulation methods, a branch average model rather than a switched one was selected. The model is inspired from [31] , [32] . Such a model is a simplification from (3), since all individual cell capacitor voltages are aggregated together. In this work, quantization effects are neglected, even though they might not be completely negligible, especially at low average branch switching frequencies/low cell numbers [33] . The time delays, which play a fundamental role in the limitation of the control gains, are modeled by a pure time delay with a total value T d in (19) . 
It is hardly possible to come up with a value for T d that fits all possible control hardware implementations. This is considered out of the scope of this paper and the value provided is considered reasonable. The dc/3-ac MMC model with the considered branch average model is shown in Fig. 12 .
B. Controller Parameters
A fair comparison between the different modulation indices calculation methods is performed with identical controller tunings. The system and control parameters are given in Tables I and II, respectively. A strong ac grid is considered (infinite short-circuit ratio (SCR)). In case of weak grids (SCR < 10), the voltage at the PCC should be controlled (closed-loop reactive power control). Such a case was not considered relevant regarding the objective of this work: the comparison of the inner state variable control. The two converter modes are analyzed separately.
C. Converter Safe Operating Areas (SOAs)
During the design and sizing of an MMC, it is important to address the SOA of the converter. The converter's SOA is more representative than the cell's SOA, which is defined by a current limit (linked to the cooling capacity) and a voltage limit (what is the highest voltage the cell's capacitors can handle). In addition, the harmonic content of the branch currents and voltages have a non-negligible impact that one has to be aware of. The corresponding SOA for the considered converter design are shown in Fig. 13 . They were obtained by evaluating the analytical model of the converter inspired from the power equations [34] , which means that they do not consider control dynamics (such as overshoots, etc.), but solely steady-state operating points. The 
TABLE III CONTROL METHOD COMPARISON CONFIGURATIONS IN INVERTER MODE
A filled dot corresponds to the presence of a Circulating current control (CCC), CM voltage or second harmonic circulating current injection, and the absence for an unfilled one.
limits are set by: 1] , which correspond to the converter prototype under construction [35] - [37] .
The operation with a purely dc circulating current is greatly advantageous compared to the case with second (+ fourth) harmonic circulating current injection, especially given the low branch current limits (thermal limit). For load angles close to π/2, the CM injection is highly beneficial, since it displaces the intersection between the peak of the branch voltage and the summed branch capacitor voltage, which is limiting the SOA in this region when no CM is present. Note that the choice of the CM injection method (sine, min/max, flat-top [38] ) has a negligible influence on the converter SOA.
D. Inverter Mode
The typical applications for an MMC in inverter mode is the converter station at the end of a dc transmission, when active power is transferred from the dc to the ac grid. Alternatively, it could also be the case for a (high speed) motor drive. The complete overall control scheme is shown in Fig. 2(a) . Six cases are compared, and their configurations are summarized inTable III. Each control method is evaluated with a dc circulating current. Note that in order to maintain a reasonable number of cases, the CM and harmonic circulating current injections were discarded.
1) Current Control and Harmonic Content:
The obtained currents are shown in Fig. 14 for each In direct modulation without CCC [cf., Fig. 14(a) ], the circulating current features several low-order even harmonics (second, fourth, etc.). The bus current I B features a strong sixth harmonic ripple component (around 1% of the dc current). The grid current features fifth and seventh harmonics [cf., Fig. 15(a) ]. Once a CCSC is added [cf., Fig. 14(b) ], even though it is not tuned very aggressively (α h,CCC = 100 rad/s), it can be observed that the harmonics in the circulating current decay slowly at each power step (around eight fundamental periods). As a consequence, the low-order harmonics at the terminals disappear in steady state [cf., Fig. 15(b) ]. From there, the dynamics can be slightly improved by injecting a second harmonic circulating current (cf., Fig. 14(c) , around three fundamental periods). The open-loop modulation with CCSC [cf., Fig. 14(d) ] is similar to the direct modulation in terms of dynamics of the dc bus current, however, a faster decay in the circulating current is observed (around six fundamental periods), thanks to the reconstructed capacitor voltage ripples. The hybrid voltage control with CCSC [cf., Fig. 14(e) ] has worse dynamics compared to the open-loop control. This is a consequence of the band-pass filters, which are effective in steady state, but feature large delays during transients. The dc current has oscillations with low damping. Finally, the closed-loop modulation [cf., Fig. 14(f) ] has the best dynamic performances. The second harmonic circulating current is not totally removed since the circulating current reference from the horizontal balancing contains a small second harmonic component, but the current transients are fast (below one fundamental period).
In a nutshell, it is concluded that a CCC is needed to get control over the low-order harmonics at the terminals. Then, depending on the degree of accuracy of the capacitor voltage ripples reproduction, different dynamics are observed.
2) Capacitor Voltages: The result for the summed branch capacitor voltages is shown in Fig. 16 . In the case of the direct Fig. 16(c) ]. Due to the inherent self- Fig. 16(e) ], leading to large capacitor voltage deviations during transients. This observation tends to suggest that the bandwidth of the power steps should be even further reduced for the hybrid voltage control method. For the closed-loop control, due to the capacitor voltage controllers, the rebalancing of the branch energies is slower compared to the other control methods (it takes three fundamental periods to rebalance the vertical energy with steps from 0 to the nominal value). However, it is done in a much more controlled fashion, since these unbalances do not result in power oscillations [cf., Fig. 16(f) ].
3) P Q Tracking: The P Q tracking is shown is Fig. 17 , with current references set in open-loop as described in (4) . The lowpass filter bandwidths are set to 100 rad/s (a tradeoff between the overshoot and the tracking performance). For the direct modulation without CCC, due to the presence of low-order harmonics at the terminals, the measured P and Q have ripples at the same frequencies [cf., Fig. 17(a) ]. When a CCC is present, these ripples are removed. The injection of a second harmonic circulating current improves the response with the direct modulation [see Fig. 17(b) versus (c) ]. With the ripple reconstruction methods, the measured P and Q show an oscillatory response, particularly underdamped in the case of the hybrid voltage control, where the Q tracking is particularly poor [cf., Fig. 17(e) ]. With the closed-loop control, the low-pass filter bandwidths on P and Q are increased to 300 rad/s without controller tuning optimization. Note that the powers are almost perfectly decoupled, despite some coupling visible during power steps. The major improvement with the closed-loop control is the removal of the chattering between the dc and ac terminal powers, which lasts from 100 to 300 ms with the other control methods.
E. Rectifier Mode
Applications considering an MMC as a rectifier range from versatile high performance dc source [30] to sending port of a dc transmission. In that operating mode, the DVC is added. The full control scheme is shown in Fig. 2(b) .
Since the results in inverter mode have highlighted the behavior of the low-order harmonics, the circulating current, the summed branch capacitor voltage ripples, and the P Q tracking, this section restrains the comparison to the DVC only. Table IV shows the two studied cases.
In Fig. 18(a) , the cancellation of the circulating currents between the phase-legs is verified. Otherwise, the CCC would lead to instabilities. The performance of the DVC is ideal, since no power is drained from the dc terminal. In Fig. 18(b) , simulation results with a current source (with an additional 30 μF capacitor across the dc terminals) are shown. The dc dynamics are limited by the active power dynamics on the ac side, which is slow with the open-loop control (100 rad/s).
VI. DISCUSSION
All the observations can be summarized with qualitative spider graphs shown in Fig. 19 . Note that Fig. 19(f) is the result of the superposition of each of the five control methods (the direct modulation with CCSC is overlapping with the direct modulation with CCSC and second harmonic circulating current injection). There are five gradations, shown with gray lines, from low (close to the centre) to high (at the outside). These ratings represent expert opinion on a unitless scale, as a result of the above comprehensive study. An exact quantification is not easy and will depend on realization and implementation means. The six representative performance indices are as follows.
1) CCC complexity: The CCC require multifrequency resonant controllers, as presented in Section III-B2. The direct modulation without CCSC has the smallest circulating current. The estimation-based methods have simpler CCC, since the dc part as well as the odd harmonics are left uncontrolled. At last, the closed-loop control method requires the complete control of the circulating currents over the low frequency range, in order for the energy balancing to perform as expected. 2) Low-order harmonics at the terminal: The low-order harmonics at the terminal are problematic, since they are too low in frequency to consider their cancellation with passive filters. The price to pay for the direct modulation without CCSC is that these low-order harmonics are present at the terminals, which questions the relevance of this control method for any real-life application. It was observed in Fig. 15 that the addition of a CCSC is sufficient to remove these critical harmonics.
3) Energy controllers:
The estimation-based methods (direct modulation, open-loop control, and hybrid voltage control) are characterized by their simplicity with the absence of energy controllers. Consequently, they are all graded at the minimum. On the contrary, the closed-loop control method relies on complex energy controllers (for both horizontal and vertical balancing), with a heavy implementation cost, as presented in Section III-B1. For those reasons, the largest grading is attributed to this method. The open-loop control shows smooth transients in the summed capacitor voltage ripples, with a similar duration of the rebalancing process as with the closedloop control. As a consequence of the loosely damped power oscillations during step changes, the hybrid voltage control presents the largest summed capacitor voltage ripples. 6) Dynamics: Fig. 17 is the most relevant figure to discuss output dynamics. At first sight, the closed-loop control modulation is the fastest, since nominal power steps with a bandwidth of 300 rad/s is easily achievable without control parameter optimization, at the expense of a little overshoot. It is three times faster than with the other methods. As a consequence, the dynamics grade is set to the highest level. The direct modulation without CCSC comes second, with fast dynamics despite undamped power oscillations.
In the third position is the direct modulation with CCSC and second harmonic circulating current injection, with a good decoupling between the active and reactive powers, and a well damped response. Fourth comes the open-loop control, with decent dynamics but slightly less damps oscillations during the transients. At last, the hybrid voltage control struggles on fast power transients, mainly due to the delay origination from the digital bandpass filters that take quite some time to reach the new steady state. As a consequence, the oscillatory response is poorly damped and features a significant overshoot, especially on reactive power transients.
VII. CONCLUSION
A thorough comparison of the performances of four control methods proposed for the dc/3-ac MMC has been carried out, supported by extensive simulations on an average model to remove interactions from the modulation method on the control performances.
In any case, the need for a CCC was motivated by the comparison of the harmonic spectra in inverter mode. This is the only way to get rid of low-order harmonics at the terminals that do not make sense to be removed with passive filters while a control extension is at hand. The performances during transients is mainly governed by the accuracy of the capacitor voltage ripple reproduction. In that perspective, the open-loop control always performs better than the hybrid voltage control. The latter suffers from limited dynamics due to delays originating from the high frequency selectivity of the bandpass filters used to retrieve the voltage ripple components. In steady state, these methods perform in a comparable manner, thanks to the action of the CCSC combined with the summed capacitor voltage reconstruction that matches accurately the measured values. Similar performances are obtained with the direct modulation augmented with a CCSC. It might qualify the ripple reconstruction. However, the average model simulations do not properly highlight the impact from the modulation, since the voltage error between the desired and applied branch EMF voltage (e p/n ) is much larger with direct modulation compared to the others, where the steady-state capacitor voltage ripple is either reconstructed or simply measured.
General guidelines can be introduced for MVdc applications, and the conclusions might differ from HVdc applications, since the converter designs contain few cells. For a low control complexity, in case of an application with a low dynamics requirement, the open-loop control method shall be favored. In case of an application with high dynamics, the closed-loop control clearly outperform all the other methods, at the expense of a more complex control structure. For MVdc applications, the fast transfer of the cell's capacitor voltage measurements to the controller where the modulation is performed is not considered as a major challenge.
